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ABSTRACT
This work investigates the use of advanced power electronics techniques for a
variety of applications to both improve efficiency and decrease the size. The
first area of research is on investigating limitations in high density switched-
capacitor converters for voltage step-up applications. The results from this
could be particularly useful for pulsed power applications. This work uses
techniques such as resonance, advanced control, and interleaving in the Dick-
son converter to avoid common limitations in switched-capacitor circuits.
Another area of research is on fast battery charging using active battery
management system topologies. These topologies have been proven before
but this work expands upon those by using modern power electronics tech-
niques to minimize the size and maximize the efficiency. This is achieved
by using high frequency, GaN switches, planar magnetics, and active core
resetting in a forward converter. This system was developed to be isolated
and bi-directional so multiple active battery management system topologies
could be used from the same design.
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CHAPTER 1
INTRODUCTION AND MOTIVATION
1.1 High Energy Density Switched-Capacitor
Converters
Power electronics take up an increasing portion of portable systems as other
elements such as the transistor shrink at a fast rate. The goal of this work was
to develop smaller power electronics circuits without reducing efficiency. This
work focuses specifically on converters that step up the voltage which would
be applicable to pulsed power applications. Pulsed power applications use
high voltages to discharge energy quickly and are commonly used in particle
accelerators, fusion research, lasers, water purification, and radar. Commer-
cial capacitors have a higher energy density than inductors at low voltages;
therefore, this work investigates the use of switched-capacitor circuits for this
application.
Power densities and efficiency in SC converters are predominantly lim-
ited by their poor capacitor utilization, switching losses, and capacitor-to-
capacitor charging while switching. This work uses techniques to avoid all
three of these loss mechanisms. A power converter is built expanding on
the work in [1], which achieved an extremely high power density. The key
differences are that this converter’s conversion ratio is 1:6 instead of 1:4 and
it interleaves two modules. Building the higher step-up ratio is important for
understanding how this design will expand to even higher conversion ratios.
The converter in this research utilizes a small inductor to achieve resonant
zero current switching (ZCS), which reduces switching losses and increases ca-
pacitor utilization. Advanced split-phase control [2, 1] operates the switches
in a sequence that minimizes capacitor-to-capacitor charging. Implementing
split-phase control is a difficult task due to the precise timing requirements of
the different switches. This work expands upon this challenge by implement-
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ing split-phase control of two interleaved converters, which requires precise
synchronization between modules to achieve an accurate 180◦ phase shift.
Interleaving multiple converters is extremely useful for scaling the power
output of a system. In interleaved designs involving any dc-dc converter,
current sharing is an issue that needs to be addressed. If one phase can
carry substantially more current than the other, the components will need
to be overrated, which reduces the power density of the converter. While
current sharing in conventional (e.g., buck, boost, etc.) multi-phase power
converters is well understood, current sharing in interleaved SC converters
(and resonant SC converters) has not been explored.
A preliminary 20 V to 120 V interleaved converter prototype is imple-
mented with the goal of demonstrating interleaved, resonant operation in a
split-phase controlled Dickson converter. Moreover, it serves as an experi-
mental verification of the current sharing analysis. Split-phase control with a
master and slave micro-controller was successfully implemented at 200 kHz.
Resonance was achieved while using this control scheme and allowed for op-
eration at a peak efficiency of 95.7%.
1.2 Active Battery Management Systems
Lithium-ion batteries are becoming more common with applications such as
home energy storage, electric cars, and laptop computers. A limitation in
using these is their ability to charge very quickly. An individual battery cell
is capable of receiving large amounts of current, but the batteries run into
issues when they are stacked in series. A common lithium-ion battery cell has
a nominal voltage of 3-4 V. Therefore, a high voltage battery pack is many
individual cells stacked in series. The issue with charging them in series is
that different cells have minor internal differences leading to cells charging
faster than other cells, causing voltage imbalances. Excessive voltage on a
battery cell degrades its health, and in some cases can cause fires. A similar
deviation can also happen during discharge, causing an undervoltage which
can be just as damaging to the battery.
These two conditions are avoided by using a battery management system
(BMS) which monitors the cell voltages at all times. If an overvoltage (OV)
condition is approaching, it disconnects the power and burns energy off the
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high voltage cells. If the voltage of a single cell is approaching an undervolt-
age condition, it simply shuts off the path to the load. These operations are
how a passive battery management system operates.
An active battery management system uses power electronics on every
single cell. They can intelligently shift power from cell to cell depending on
the conditions. For example, when a cell is about to have an OV condition,
the power converter will remove energy from the high voltage cell and move it
to the lower voltage cells. Similarly during discharge, energy can be shifted to
the lowest voltage cells from the highest voltage cells. Although the benefits
of these systems are extremely helpful, most commercial packs use passive
methods because they are cheaper and easier to implement.
The intent of this work is to develop a compact active battery manage-
ment system using advanced power electronics techniques. Active balancing
systems have been demonstrated to charge battery cells in [3, 4, 5] but the
power converter design has not been optimized. The goal of this work was to
develop a highly efficient converter capable of battery cell balancing requiring
that it is both isolated and bi-directional. A forward converter is used for
its power handling capabilities and its compatibility with planar magnetics.
Techniques used to optimize this design are high frequency (1 MHz), GaN
switches, and planar magnetics.
3
CHAPTER 2
BACKGROUND OF INTERLEAVED
DICKSON CONVERTER
2.1 Switched-Capacitor Converters
2.1.1 Capacitors Versus Inductors
The primary purpose of a switch mode power converter (SMPC) is to convert
an input voltage to a different voltage. This is necessary because electronic
systems require various voltages for different applications. SMPCs operate by
storing the input power into an energy storage mechanism, and then sending
the stored energy to the output at a different voltage. There are at least two
switches that control the flow of energy into and out of the storage elements,
and the duty ratio of these switches controls the input to output conversion
ratio. The two common forms of energy storage are capacitors and inductors,
and each has its benefits. Figures 2.1 and 2.2 show a basic switched-inductor
and switched-capacitor circuit [6, 7, 8].
+
−
Cout Rload
Vin
S1
S2
Figure 2.1: Basic switched-inductor circuit.
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Cout Rload
Cfly
Vin
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Figure 2.2: Basic switched-capacitor circuit.
Magnetics based converters have low part counts, are easy to implement,
and allow for easy control of the conversion ratio. Common examples of
these converters are the buck and boost converter, which are widely used in
commercial systems. The negatives to using these are that they have high
voltage stress on the switches, and magnetics have low energy density relative
to capacitors. This increases the size of the converter and requires switches
that generate higher conversion losses. In contrast, switched-capacitors can
be configured to have low switch and capacitor stress, and capacitors have
much higher energy density. The energy density comparison of common com-
mercial inductors and capacitors is shown in Figure 2.3 and is based from
data in [9, 10, 11]. This shows that capacitors are more than an order of
magnitude more energy-dense, which is the fundamental motivation for opti-
mizing capacitor based converters [12, 13]. The trade-offs to using switched-
capacitor converters are that they have high component counts, have fixed
voltage conversion ratios, and are not as easy to implement.
2.1.2 Types of Switched-Capacitor Converters
There are various topologies of switched-capacitors that can be implemented
such as the series-parallel, ladder, fibonacci, and the doubler. Each topology
has a trade-off between the number of switches, voltage stress on switches,
number of capacitors, and maximum voltage stress on the capacitors. The
5
Figure 2.3: Energy density comparison of capacitors versus inductors [9].
summary of the performance of each of these converters can be seen in Table
2.1.
Table 2.1: Comparison of different switched-capacitor converters.
Topology Switch Count Switch Voltage Flying Caps Cap Voltage
Dickson n+ 4 2Vin n− 1 (n− 1)Vin
Series-Parallel 2n+ 2 (n− 1)Vin n− 1 Vin
Ladder n+ 3 Vin n Vin
Doubler 4log2(n)
n
2
Vin 2log2(n)− 1 n2Vin
Fibonacci 3(k − 2) + 1 F (k − 1)Vin k − 2 F (k − 1)Vin
The rest of this work will focus on the Dickson topology. It was selected for
the low voltage stress on switches and its ability to run in resonant operation.
Low voltage switches have lower on-resistance and lower switching losses.
The benefits of resonant operation will be covered in the resonance section.
A negative to this topology is the high voltage stress on the capacitors, but
this was viewed as an acceptable trade-off since capacitors have high energy
density. Another downside for this converter was the high number of switches,
but this does not drastically affect the total volume since small, low voltage
switches are being used.
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2.1.3 Capacitor Utilization and Efficiency
There is an inherent inefficiency with using capacitors depending on how
they are charged [14]. If an uncharged capacitor is tied directly to a voltage
source as shown in Figure 2.4, the capacitor will charge to that input voltage.
Regardless of the ESR of the capacitor or any other parasitic resistance, half
of the energy from the source will be dissipated as heat. This occurs from
the I2R losses by the initial current spike when the capacitor and source
connect. Even if the ESR is higher, the peak current spike will be lower but
the charging rate will be slower. In contrast, if the capacitor is charged by a
current source, it will theoretically lose no energy. In practical conditions, a
small loss would result from the parasitic resistances in the design. Therefore,
it is desirable to charge capacitors in a switched capacitor converter through
a current source, which can effectively be achieved using a small inductor.
This will be covered in more detail in the resonance section.
+
−
Vin Vcap
Figure 2.4: Voltage source charging a capacitor.
There is a trade-off between capacitor utilization and efficiency that is
useful to understand in switched-capacitor converters. Consider the same
situation as Figure 2.4, except the capacitor is already charged up to a voltage
less than the input voltage. When the input switch closes, the capacitor will
still charge up to the input voltage but the ratio of energy lost from the
input will be less than half. Less energy is lost when the change in voltage
in the capacitor is reduced because the lower difference in input to capacitor
voltage leads to a lower initial current spike.
Two main conclusions can be drawn from the concepts above. The first is
that the capacitors need to be charged using a current source which can be
achieved by using a small inductor [15, 16]. This inductor does not contribute
significantly to the volume of the converter since its only task is to resonate
with the capacitors, not store energy. The second is that minimizing the
change in voltage seen by the capacitors increases the efficiency. This can be
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achieved by switching at a higher frequency or optimizing control.
2.1.4 Switched-Capacitor Converter Modeling
A switched-capacitor converter model that is widely used is shown in Figure
2.5 and comes from [17]. It is a 1:M transformer which is the gain of the con-
verter with a series resistance. The series resistance is frequency dependent
at slow switching frequencies due to the effect of capacitor utilization, which
is known as the slow switching limit. When high switching frequencies are
used, the capacitor utilization effect becomes negligible and the resistance is
limited by the parasitic resistances in the components. This is called the fast
switching limit.
+
−
VIN
1 : M
Req
VOUT
Figure 2.5: Model of an ideal SC converter.
2.1.5 Resonance
Resonance ensures that the capacitors are charged without impulses, which
maximizes the efficiency. A basic SC converter without resonance can be
seen in Figure 2.6 and a SC converter with resonance can be seen in Figure
2.7. The inductor allows the circuit to be used at lower frequencies with the
same equivalent resistance, which reduces switching losses.
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+
−
Cout Rload
Cfly
Vin
S1
S1
S2
S2
Figure 2.6: Switched-capacitor converter without resonance.
+
−
Cout Rload
Cfly
Vin
S1
S1
S2
S2 L
Figure 2.7: Switched-capacitor converter with resonance.
2.2 Resonant Dickson Converter
2.2.1 Dickson Converter
A 1:6 Dickson converter can be seen in Figure 2.8. It has two modes of
operation which can be seen in Figures 2.9 and 2.10. It switches between
these modes with a 0.5 duty cycle. The voltage stress on each capacitor
increases by nVin where n is the capacitor number. The voltage stress on
S1 − S5 and S10 is Vin and S6 − S9 is 2Vin.
Adding the inductor to the input of the Dickson allows for resonance [18,
19, 20, 21]. This topology can also achieve lossless regulation as shown in
[22]. The equivalent resistance of the Dickson with an inductor can be seen
in Figure 2.11. A major benefit to this resonant operation is that it allows
for zero current switching (ZCS) at the input, which reduces switching losses.
This simulated input current is shown in Figure 2.12.
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+−
S1
S2 S3
S4
S5 S6 S7 S8Vin L
C3
C1
Cout
C2
Rload
C4
C5
S9 S10
Figure 2.8: 1:6 Dickson converter.
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−
L
C1 C3
C2 Cout Rload
Vin
C4
C5
Figure 2.9: First phase of the
Dickson.
+
−
L
C1 C3
C2
Cout Rload
Vin
C4
C5
Figure 2.10: Second phase of the
Dickson.
2.2.2 Split-Phase Control
While resonance removes the sharp current spikes from the input, it does not
remove the internal voltage mismatches. The bottom of Figure 2.12 shows
the current spike through S5 that occurs from an internal capacitor voltage
mismatch. This can be avoided in the Dickson with split-phase control [2],
[23]. Split-phase control introduces two more states to the converter which
effectively act as waiting periods for the voltages to realign.
Typical operation without split-phase control switches between Figures
2.13 and 2.15. The issue with this is that at the end of phase 1a, VC1 6=
VC3−VC2 and VC1 6= VC5−VC4. This introduces a temporary KVL violation
in the beginning of phase 2a which leads to the current spike mentioned
before. A similar violation occurs when switching from 2a back to 1a.
With split-phase control, the transition from phase 1a to phase 2a is
buffered by phase 1b shown in Figure 2.14. This waits to connect VC1 until
VC1 = VC3 − VC2 and VC1 = VC5 − VC4. A similar operation is done for
transition from 2a to 1a by introducing phase 1b in Figure 2.16, except this
10
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Figure 2.11: Equivalent resistance of Dickson with resonance.
is used to connect VC5 at the appropriate time. The result of this operation
leads to the current shown in Figure 2.17 versus the current shown in Figure
2.12.
The benefit to introducing these states is an increase in efficiency at the
expense of control complexity. Instead of simply having PWM with a 50%
duty cycle, a special signal needs to be added to properly connect VC1 and
VC5. The new switching waveforms can be seen in Figure 2.18 which requires
precise timing by the micro-controller or FPGA that is driving the gate
signals. The proper time to switch can be calculated by using the work in [2]
and does not require closed loop control to switch very close to the nominal
time. An interesting side note is that if S5 − S10 are diodes, it inherently
operates with split-phase control.
2.2.3 Interleaving
Interleaving is the process of using multiple converter modules simultaneously
to increase the power capabilities of a system. Another benefit of interleaving
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Figure 2.12: Current waveforms in a two-phase Dickson converter.
is that they can be operated out of phase to reduce or completely remove
the current ripple. The optimal phase difference depends on the number of
parallel converters. Figure 2.19 shows an example of how two interleaved
converters would be connected. A concern with interleaving is the current
sharing between each phase. If they do not share current efficiently, each
interleaved module will need to be overrated which defeats the purpose of
interleaving. One of the goals of this work was to analyze and experimentally
verify the current sharing mechanism in this converter.
The power loss of the system is minimized when the voltage of each phase is
equal for interleaved buck converters [24]. Figure 2.20 shows the DC model of
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C1 C3
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Figure 2.13: Phase 1a.
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Figure 2.14: Phase 2b.
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Figure 2.15: Phase 2a.
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Figure 2.16: Phase 1b.
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Figure 2.17: Current waveforms in a split-phase Dickson converter.
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t=0 T 2xT
Off
On
Phase 1 Signal
t=0 T 2xT
Off
On
P1 Split Phase
t=0 T 2xT
Off
On
Phase 2 Signal
t=0 T 2xT
Off
On
P2 Split Phase
Figure 2.18: Control signals in a split-phase Dickson converter.
k interleaved buck converters. All voltages are equal when the duty cycles of
each phase are the same, causing variation in component resistances to cause
the mismatch currents. For the majority of SC converters, the conversion
ratio is determined by the topology rather than a duty cycle. The standard
SC model can be used in conjunction with the model in [24] to analyze the
current sharing mechanism of an interleaved Dickson split-phase converter.
The model for current sharing of the Dickson can be seen in Figure 2.21.
Vk is equal for each phase due to the inherent topology of the converter and
the variation in Req can be seen in Figure 2.11. In order to minimize the
variations in Req, it is desirable to operate in the region slightly above reso-
nant frequency. Operating at this frequency makes the equivalent resistance
a function of the series resistance of the inductor, capacitors and switches.
Therefore, these converters should share current well as long as the correct
operating frequency is used.
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+−
S1
S2 S3
S4
S5 S6 S7 S8Vin L
C3
C1
Cout
C2
Rload
C4
C5
S9 S10
Phase 2
Phase 1
Figure 2.19: Interleaving two resonant Dickson converters.
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V1 V2 Vk
R1
R2
Rk
I1
I2
Ik
IO
Figure 2.20: DC equivalent circuit of interleaved buck converters.
V1 V2 Vk
Req1
Req2
Reqk
I1
I2
Ik
IO+−
VIN
Figure 2.21: DC equivalent circuit of interleaved switched-capacitor
converters.
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CHAPTER 3
EXPERIMENTAL RESULTS OF
INTERLEAVED DICKSON CONVERTER
3.1 Interleaved Dickson Converter
3.1.1 Hardware
The assembled PCB of the interleaved converter can be seen in Figure 3.1.
There are three connectors for input power, output power, and 5 V supply
power and there are pin headers to connect to the micro-controller. The
voltage conversion happens in the power stage which consists of the switches,
capacitors, inductor, and gate drivers. The specific components used can be
seen in Table 3.1 and an annotated image of a single power stage can be
seen in Figure 3.2. This design uses gallium nitride (GaN) switches because
they have lower switching losses for a given on resistance. The level shifting
circuitry is to power and drive the switches and gate drivers that are not
referenced to ground. A detailed schematic and Gerber files from the PCB
can be found in Appendix A.
The general layout philosophy of this board was to minimize parasitic
inductances. The two main areas to eliminate these are the gate driving
paths and the power paths. An example of a gate driving path into a switch
is shown in Figure 3.4. The goal is to minimize the area of the loop that Igate
flows through because Lparasitic is proportional to the loop area. Lparasitic
depends on the thickness of the trace as well. This total inductance is then
reduced by keeping the gate drivers very close to the actual switches and by
keeping the traces thick. Minimizing this is important for both reducing the
ringing on the gate and allowing the switch to turn on and off faster.
Parasitic inductances on the power path are especially important because
they experience a high change in current. Since V = Ldi
dt
, even small parasitic
inductances can lead to large voltage ringing. The biggest loop in a Dickson
17
Figure 3.1: The 1:6 interleaved Dickson.
is typically the path through the input, C4, and C5. If this area is reduced,
it inherently reduces the area for the rest of the current paths. Therefore, a
lot of effort was emphasized on reducing this area, which can be seen in the
Gerber files in Appendix B.
Most of the switch’s sources are not connected directly to ground, so an
important hardware consideration is how to implement high side gate driving.
The circuit uses a TI LM5113 gate driver that is capable of driving pairs of
switches by using a bootstrap capacitor. This method is only sufficient to
drive two switches from a single IC. Therefore, S1−S4 can be driven directly
from ground but S5 − S10 need an isolated 5 V and gate driving signals
referenced to the source of S5, S7, and S9. This circuit uses an Analog Devices
ADUM5210 which provides both the isolated signals and the isolated power.
This can be seen in Figure 3.3.
3.1.2 Control Implementation
Two common ways of controlling power electronics are micro-controllers and
FPGAs. The C2000 was selected for this design because it has many useful
18
Table 3.1: Component listing of the 1:6 interleaved Dickson converter.
Component Part Number Parameters
S1 - S5, S10 EPC2014 40 V, 10 A
S6 - S9 EPC2007 100 V, 6 A
Cin UMK107AB7105 50 V, 1.0 µF
C1 C1812C104K5RACTU 50 V, 0.1 µF
C2 C1812C104K1RACTU 100 V, 0.1 µF
C4 C1812C104K2RACTU 300 V, 0.1 µF
C5 C1812C104K2RACTU 400 V, 0.1 µF
Cout C1812C104JARACTU 500 V, 0.1 µF
Gate drivers LM5113 GaN driver
Gate driver caps C0402C105 1.0 µF
L XAL5030-472MEB 6.7 A, 4.7 µH
Micro-controller TMS320F28069
Figure 3.2: Power path of a single module of the 1:6 interleaved Dickson.
features built in for precise control of power converters. The basic method-
ology for using these micro-controllers is to set a period and a duty cycle
referenced to the clock frequency [25]. For example, if this system clock is
running at 80 MHz, setting the frequency to 500 kHz is achieved by making
the period 160. To control the duty ratio of the converter, a comparison
value can be set to trigger an event on the output. Therefore, if a 25% duty
cycle is desired, setting the comparator to 40 would accomplish this for a
500 kHz clock. Another important consideration for generating this PWM
is using the action control registers which define how the PWM behaves at
each event. An event is the start of every period and when the comparator
19
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S8 S8 S8
S9 S9 S9
S10 S10 S10
Figure 3.3: Detailed schematic of a single module of the interleaved
Dickson.
LM5113
V
Gate
Driver
Lparasitic
Igate
Figure 3.4: An example of the gate driving path.
for the duty ratio is triggered. These can be configured to go high, low, or
toggle depending on the desired control operation. Using these registers, in
addition to some basic initialization for each PWM channel, is sufficient to
20
implement split-phase control in the C2000 and the code can be found in
Appendix A.
One of the contributions of this work was to implement split-phase control
in an interleaved converter instead of just a single converter. Each Dickson
converter requires six separate PWM lines, which means there are twelve
total PWM channels for two interleaved modules. A single C2000 does not
have this many PWM channels so two separate ones need to be used. The
challenge associated with this is that each module needs to operate 180◦ out
of phase so they need to be synchronized.
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Figure 3.5: Control set up of the interleaved Dickson.
This was accomplished by using the master and slave features in the C2000
PWM peripherals as shown in Figure 3.5. The master generates a pulse at
the start of every period which is sent over to the slave micro-controller. The
slave signal receives this pulse, and then has to delay its operation by a half of
a period. Every PWM channel within a specific micro-controller operates off
one of these synchronization pulses except the master. Therefore, the first
PWM channel of the slave micro-controller will need to pass this delayed
signal through the rest of the PWM channels.
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3.2 Results
3.2.1 Efficiency
Figure 3.6 shows the efficiency versus output power of the switched-capacitor
converter not factoring in the control power (approximately 0.25 W per mod-
ule). The blue line is the single phase and the orange line is the interleaved
power. As would be expected, the interleaved converter is capable of twice
the output power as the single phase. The steep decreases in efficiency that
happen at 30 W and 60 W are due to high capacitor utilization as shown
in Figure 3.7. This can be avoided by increasing the capacitance or by in-
creasing the switching frequency. Another issue with this design is ringing
on the lower voltage rated switches. An example of ringing can be seen in
Figure 3.8 with 10 V on the input which causes the device to block twice the
nominal voltage.
Power Out (W)
0 10 20 30 40 50 60 70
Ef
fic
ie
nc
y 
(%
)
80
85
90
95
100
Single Phase
Interleaved
Figure 3.6: Prototype efficiency of Dickson converter with 20 V to 120 V
conversion.
22
Figure 3.7: The voltage ripple on C1 with 10 V input and 18 W of output
power.
3.2.2 Resonance and Current Sharing
Figure 3.9 shows the resonant currents through the inductors of both phases
as well as the switching signals. Note that Figure 3.9 demonstrates excellent
current sharing between phases with no special control implementation to
balance the current. This asserts that the Dickson is a good candidate for
interleaving to build high power converters.
3.2.3 Challenges with the Dickson
The limitations in increasing the output power with the Dickson converter
result from two main failure modes. The first is that voltage ringing can
cause switches to break and the second is thermal. To optimize the perfor-
mance of a given Dickson converter, three settings can be tuned: operating
frequency, gate resistance, and switch ratings. Increasing the output power
is accomplished by switching at a higher frequency, but this contributes to
higher switching losses leading to thermal limitations. The main contributor
to switching losses is the current and voltage overlap during the transition
time of the switch. Therefore, the solution is to decrease the gate resistance
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Figure 3.8: This shows the drain to source voltage ringing on S10 with a 10
V input.
to switch faster to minimize these losses. The disadvantage to this solution
is that a shorter transition time increases the ringing in the circuit because
the dt value is reduced in V = Ldi
dt
. This limits the input voltage on the
converter to something less than the nominal voltage, which necessitates in-
creasing the switch’s blocking voltage. Unfortunately, higher voltage rating
on switches increases either the switching losses or the conduction losses
through the switch (or both at the same time), making it difficult to increase
the switching frequency.
These three settings, which are summarized in Table 3.2, have interdepen-
dent effects such that no single parameter is the solution. The three main
improvements from this design will come from an improved layout, better
switches, or better capacitors. An improved layout involves further mini-
mizing the loop areas in the converter. Better switches would have a lower
on-resistance for higher blocking voltages and lower gate capacitances. This
would allow the converter to be switched faster with switches that could tol-
erate higher ringing. Better capacitors would have a higher energy density
which would allow for a slower switching frequency for a given board area or
allow for smaller capacitors that could be used to reduce the converter size
and loop area.
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Figure 3.9: Waveform showing the resonant currents of the inductors and
control signals.
Table 3.2: Circle of design consideration limitations.
Feature Positive Effect Negative Effect
⇑ f Increases power density Increases switching losses
⇓ Gate Resistance Decreases switching losses Increases voltage ringing
⇑ Switch Blocking Voltage Tolerates more ringing Increases switch losses
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CHAPTER 4
ACTIVE BATTERY MANAGEMENT
SYSTEMS
4.1 Features in Battery Management Systems
Battery management systems (BMS) are necessary for any lithium-ion bat-
tery pack. The functional requirements of the BMS depend on the size of
the battery pack and the application that the battery is being used in.
4.1.1 Overvoltage and Undervoltage Protection
Since the primary purpose of the BMS is to ensure safe operation of the
battery pack, it must be able to disconnect the charger when a cell reaches
its maximum voltage. Undervoltage (UV) on battery cells can be just as
damaging as overvoltage (OV), so it must also be able to disconnect the
load when this condition is reached. This protection requires a voltage mea-
surement and some type of switch to disconnect the charger. UV and OV
conditions happen very slowly so they do not need to be checked for at a
high frequency. The apparent voltage measurements will change depending
on current through the battery and the cell’s internal impedance, so it is
important to factor this into the safety voltage measurements.
The two common switching methods are relays or MOSFETs. Relays are
most useful when galvanic isolation is required but are usually bulky, require
significant power to operate, and chatter when they connect. A p-FET or n-
FET benefits from being small, requiring low power, and not chattering, but
does not have the reliability benefits of relays. An important consideration
with using FETs is where to place them and how to control them. A p-FET
is commonly used on the high side of the battery pack and can be driven by
using resistors and a small n-FET referenced to ground. The disadvantage
of this is that a p-FET with a low on-resistance is generally very big. An
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n-FET, which has lower on-resistance for a given package size, can be used
on the high or low side of the battery pack. The low side benefits from being
easy to control directly from a micro-controller but creates two separate
grounds separated by the FET. This can lead to communication and noise
issues especially during periods of high current discharge from the battery.
The only negative of the high side n-FET is that it requires high side gate
driving circuitry like a charge pump to drive the FET.
4.1.2 Short Circuit Protection
Batteries are capable of supplying significant amounts of current extremely
quickly which can damage the cells and their surroundings. Therefore, it is
important to recognize short circuit conditions much quicker than OV or UV
conditions. The switch used to stop the short circuit will be the same switch
to the load that prevents UV conditions. In order to detect this condition
rapidly, it is most useful to feed a current sense measurement directly into
an external interrupt of the micro-controller. This interrupt would be set
with the highest priority and its routine would immediately open the switch.
The current spike can be detected by a big sense resistor or by a small sense
resistor with an amplifier. It is important to use an amplifier capable of
operating at a very high frequency if this option is used.
4.1.3 Cell Voltage Monitoring
Cell voltage monitoring can be difficult because every cell in a pack is at a
different voltage so an isolated measurement is required for each cell. For-
tunately, there are various integrated circuits for this specific application.
Texas Instruments and Linear Technology are two common companies that
make these, and the specific chip used depends on the number of cells in the
system [26, 27].
Another less desirable method that can be used is resistor dividers across
every cell so they can measured with an ADC referenced to ground. This
suffers from poor measurement accuracy due to component tolerances in
the resistors and the constant passive current draw from each resistor. The
benefit of this method is that it is very cost effective.
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When measuring cell voltage, it is important to calculate the actual voltage
of the cells by adding the drop from the cell’s internal impedance. This can
be done using equation 4.1.
VOC = Vmeasured + IdischargeRcell (4.1)
4.1.4 State of Charge Estimation
A battery pack that supplies energy to a system with a user interface should
be capable of measuring state of charge (SOC), which is generally estimated
in two ways. The first is pure coulomb counting which requires a high perfor-
mance current sensor to measure the total current. The current is integrated
over time to keep track of the capacity of the pack. The main drawback to
this method is that it is very difficult to create a current sensor that remains
accurate over a wide operating temperature. Also, the clock of a micro-
controller can vary 3-5% if a standard internal oscillator is used and more
expensive external oscillators are required for highly accurate timers.
The second way is by using voltage and mapping this to the SOC char-
acteristics. The issue with this technique is that some chemistries have a
very flat profile over their state of charge, making SOC resolution very poor.
These curves are also temperature dependent so this needs to be accounted
for to minimize SOC error.
4.1.5 Reporting to Host System
Depending on the system the BMS is operating in, it sometimes needs to be
capable of reporting information back to the user. The amount and type of
data is completely application specific. Common communication protocols
that can be used are Ethernet, USB, SPI, and CAN. Each one has various
benefits pertaining to data rates, communication wires lengths, data bit error
rates, and power consumption.
28
4.2 Overview of Cell Balancing Mechanisms
The final feature of a BMS, and the focus of this work, is battery cell balanc-
ing. This is required when cells have slight mismatches in internal impedances
leading to voltage imbalances during charge or discharge. In an ideal pack
balancing would not be necessary, and pack manufacturers generally group
cells by their impedances to minimize the differences.
Cell balancing allows the pack’s capacity to be fully utilized. If a single
cell reaches its maximum voltage before the rest of the pack, the rest of the
cells cannot be charged without balancing. Similarly, if a single cell reaches
the UV threshold before the rest of the pack, the pack cannot fully discharge.
There are two general categories of battery balancing but many different
ways to specifically implement them [28]. The first type comprises passive
systems which use resistive methods to burn energy off the high voltage
battery cells. All the excess energy is dissipated as heat, which is bad for
the health of cells. Active systems use power electronics to move the ex-
cess energy to a different location in the pack [29]. There are three main
sub-methods of this: individual isolated chargers, cell-to-cell balancing, and
bus-to-cell balancing. These will be covered in more detail in the following
section.
4.2.1 Passive Balancing
A schematic for passive cell balancing can be seen in Figure 4.1. This operates
by enabling the charger until a single cell reaches its maximum cell voltage.
The next operation depends on the value of the cell balancing resistor used.
Low resistance values will balance high currents but will also generate large
amounts of heat. The resistor is generally chosen to be the smallest it can
be while still being able to remove the heat. If the balancing current is
lower than the charge current (which it usually is), the charger needs to be
disconnected immediately upon detecting the OV. It will dissipate energy
until the cell reduces to a certain voltage and then turn the charger back on.
This process repeats until all the cells are fully balanced, causing the end of
the charge cycle to be very slow. If the balancing current is higher than or
equal to the charge current, the charger does not need to be stopped but the
cell balancing resistor needs to be enabled on the high voltage cells.
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Figure 4.1: A passive battery management system.
4.2.2 Cell-to-Cell
A schematic for the cell-to-cell architecture can be seen in Figure 4.2. This
operates by shifting energy from the high voltage cells to the low voltage cells
[30, 31, 32]. The amount of energy that gets shifted from cell to cell depends
on the specific topology used, but is generally dependent on the cell voltage
imbalance, duty cycle, operating frequency, and size of the passive compo-
nents. The benefit to this method is that it only processes the difference
in power among the cells, not the full charge current. This is because the
converters only need to operate while there is an imbalance and can remain
off when there is not. Another benefit to this method is that the power path
of the converter does not need to be isolated, although the communication
to the converter and the control power needs to be isolated. This method is
better if the cells that have high voltages are close to the cells that have low
voltages, which is more likely in smaller packs. Consider the scenario where
the top cell has the highest voltage and the bottom cell has the lowest. The
energy from the top cell needs to go through all three element-to-element
converters, which means the power is being processed three times. If a single
converter efficiency of 90% is assumed, about 30% of the energy being pro-
cessed will be lost as heat. A useful capability of this technique is that it can
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shift the energy from cell to cell while the pack is discharging. Therefore, if
a cell has a lower voltage while discharging, this cell can be charged from the
others which effectively extends the life of the battery.
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Figure 4.2: A BMS with the cell-to-cell architecture.
4.2.3 Isolated Charger
A schematic for the individual charger architecture can be seen in Figure
4.3. This operates by simply having an isolated charger on every battery
cell. The benefits to this method are that the efficiency of the charge is
independent of the location of imbalanced cells and controlling the charger is
very easy. Every power converter needs to be isolated, but it does not require
isolated communication to control it. Having a power converter directly tied
to every cell allows enables impedance spectroscopy, which is a technique
used to monitor the state of health of the cell by applying sinusoidal inputs
at various frequencies [33]. A negative to using this method is that all the
energy that comes through the charger is processed. Therefore, if a 90%
efficiency converter is used, 10% of the energy will be lost regardless of the
mismatch in the cells. This method also does not allow for the cells to balance
while discharging.
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Figure 4.3: A BMS with the individual charger architecture.
4.2.4 Bus-to-Cell
A schematic for the bus-to-cell architecture can be seen in Figure 4.4. This
operates by having an isolated bi-directional power converter on every single
cell. The main difference between this and the individual charger method
is that the input connects to the pack and the charger. The converter only
needs to operate when there is a difference in cell voltages so it processes much
less power than the individual charger method [34, 35, 36, 37]. The power
converter still needs to be isolated, but the communication does not. This
method is ill suited to very high voltage packs because that would require a
high step-down ratio which is difficult to do efficiently. This design allows for
impedance spectroscopy and for the cells to balance while discharging. The
control will be more complex than the other methods because every converter
can run bi-directionally.
4.3 Isolated Bi-Directional Power Converters
The rest of this work will assume the use of either the individual charger
method or the bus-to-cell method. Both require an isolated converter so this
section will address the converter in detail. The three main topologies that
were evaluated were fly-back, forward, and resonant. The resonant topolo-
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Figure 4.4: A BMS with the bus-to-cell architecture.
gies are capable of high power and high efficiency but were not selected for
the high component count. The fly-back only requires two switches and one
magnetic element so its low component count and ease of control are desir-
able. It was not selected because its maximum power capability is limited by
the energy that can be stored in the transformer. The forward converter has
an additional switch and inductor, but is capable of much more power than
the fly-back since the transformer is not an energy storage element. Also,
planar magnetics were being used and the benefits of planar magnetics are
reduced in a fly-back topology. This will be covered in more detail in the
planar magnetics section.
4.3.1 Forward Converter
The forward converter used to charge batteries can be seen in Figure 4.5.
The forward converter is basically an isolated buck converter and it has two
modes of operation. The first is when both S1 switches are on, in which case
energy flows directly through the transformer into the inductor and load.
The second is when S2 is on but the S1 switches are off. The duty cycle of
these two modes decides the output voltage relative to the input voltage. To
be able to implement differential power processing, this converter must be bi-
directional. The forward converter operates bi-directionally naturally as long
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as all the output switches are n-FETs instead of diodes. The current sensor
will also need to be able to measure negative current to properly control the
circuit.
The forward converter has both an inductor and transformer. The trans-
former is not the energy storage element, it simply provides the isolation.
The inductor is the main energy storage element so it must be sized appro-
priately.
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Figure 4.5: The forward converter used to charge batteries.
4.3.2 Magnetizing Inductance
A major design consideration with the forward converter is that the trans-
former has a magnetizing inductance that is not naturally reset. This is
because the volt-second balance on the windings is inherently not zero. It is
important to maximize the magnetizing inductance to minimize the energy
stored in it. How to maximize this will be covered in more detail in the pla-
nar magnetics section. The amount of current built up in the magnetizing
inductance can be calculated using equation 4.2 where Dmax is the maximum
duty ratio, V is the input voltage, f is the operating frequency, and Lm is
the magnetizing inductance.
IL,Max =
DmaxV
fLm
(4.2)
This current can then be used to find the total power which is given by
equation 4.3. These current and power values are very important for deciding
which core reset mechanism to use. The two main parameters that can be
controlled in the design process are the operating frequency and the magne-
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tizing inductance of the transformer. The input voltage and duty ratio are
dependent on the converter specifications.
Pavg = V Iavg =
V
2
DmaxIL,max =
V 2
2
D2max
fLm
(4.3)
There are three common ways to reset the core and each has unique benefits
based on the amount of energy being processed. The easiest to implement is
a zener diode in series with a diode which can be used to passively burn off
the energy to reset the core as shown in Figure 4.6. This is recommended for
applications where the amount of energy in the magnetizing inductance is
much less than the total power processed. The only critical design implication
for this circuit is the value of the zener voltage, which needs to be high enough
to fully reset the core. If the voltage is too high, it can increase voltage
stress on the switches and capacitors. Choose the minimum Vz according to
equation 4.4 to ensure that the core fully resets, and set the maximum Vz
value according to equation 4.5 to ensure switches are not overstressed.
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Figure 4.6: Topology for passively removing the magnetizing inductance
energy.
VZ > V in ∗ Dmax
1−Dmax (4.4)
Vz < Vsw − Vin (4.5)
An active way to reset the core is to use a switch in series with a capacitance
to push the energy back into the input. The capacitor value is dependent on
the magnetizing inductance and maximum duty cycle at which the converter
is operated. This topology can be seen in Figure 4.7. This method is not
advantageous at high frequencies because the switching losses can contribute
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as much loss as the amount of energy that one is attempting to save.
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Figure 4.7: Topology for using a capacitor and a switch to remove the
magnetizing inductance energy.
Another method, which is used in this work, is having a third winding
in parallel with the input as shown in Figure 4.8 to recover the energy. It
operates by pushing the energy back into the input when S1 is off. The main
concern with this design at high frequencies is minimizing reverse recovery
losses in the diode and minimizing parasitic inductance in the winding. It is
recommended to select the diode by emphasizing the reverse recovery time
instead of minimizing the forward voltage drop.
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Figure 4.8: Topology for using a third winding to remove the magnetizing
inductance energy.
4.3.3 Planar Magnetics
This converter uses planar magnetics in the transformer design. Planar mag-
netics are transformers where the windings are actually traces on the printed
circuit board (Figure 4.9 from Ferroxcube [38]). The core drops into the
board and needs to be secured by magnetic resin or a clamp. They are bet-
ter than conventionally wound magnetics because they have a low profile,
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low leakage inductance, and high surface area to volume ratio. The low pro-
file is especially useful for applications like laptops and phones where all the
components cannot be much taller than the board. The low leakage induc-
tance occurs because the windings can be carefully optimized to cancel most
of the stray magnetic fields, although this is at the expense of additional
parasitic capacitance in the windings. The high surface area to volume ratio
allows heat to dissipate much easier, which is important because magnetics
performance generally suffers heavily over temperature.
Figure 4.9: Basic planar magnetic configuration [38].
For this particular design, it is desirable to maximize the magnetizing
inductance and minimize the leakage inductance since the transformer is
not the energy storage element. The forward converter inherently minimizes
leakage inductance because the primary and secondary currents flow at the
same time. Therefore, they can be designed to cancel most of the parasitic
fields. In a design like a fly-back, planar magnetics do not have this benefit
because the current goes through the primary and secondary at different
times.
Magnetizing inductance for a particular core can be calculated using equa-
tion 4.6 where Al is the single turn magnetizing inductance and n is the
number of turns.
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Lm = Aln
2 (4.6)
Therefore the two ways to maximize the magnetizing inductance are by
using a core with a bigger volume or higher permeability, or by adding addi-
tional windings. Increasing core area increases the board size but generally
improves efficiency. Higher permeability cores tend to have lower resistance
which reduces efficiency due to eddy losses in the core. To quantify the loss,
the peak magnetic change Bmax needs to be calculated by first finding λ
which is demonstrated in equations 4.7 and 4.8.
λ =
V Dmax
f
(4.7)
Bmax =
λ
2nAc
(4.8)
Bmax along with the operating frequency can then be used to find the core
loss in the data sheet on the material of the core. That will give a Pv value
which can be multiplied by core volume to find total loss in equation 4.9.
PLoss = PvVC (4.9)
Additional windings increase the magnetizing inductance, but add to wind-
ing losses from the extra winding length and add to cost by requiring addi-
tional PCB layers. Increasing the winding lengths can significantly contribute
to leakage inductance if the windings are not configured properly. This work
is going to assume only a single winding is possible per layer given the high
current requirements so the potential winding configurations for a four layer
board are shown in Table 4.1.
Table 4.1: Potential winding combinations.
Winding Type Non-Interleaved Interleaved Sandwiched
Layer 1 P P P
Layer 2 P S S
Layer 3 S P S
Layer 4 S S P
This analysis is done for an 8 layer board in [39] demonstrating the trade-off
between winding capacitance and leakage inductance between all the meth-
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ods. Non-interleaved has the highest leakage inductance but lowest winding
capacitance. Interleaved has the lowest leakage inductance but the most ca-
pacitance. Sandwiched has slightly more leakage inductance but much less
capacitance. The exact magnitude of these differences is highly dependent
on PCB thickness, copper thickness, and trace widths, but the effect of each
configuration intuitively still holds. Work in [40] analyzed the winding re-
sistance and leakage inductance of these configurations using a systematic
modeling approach. The conclusion is that non-interleaved has the most AC
winding resistance, interleaved has less, and symmetric has the least. The
conclusions on leakage inductance were also very similar except that the leak-
age inductance for the sandwiched configuration increases rapidly relative to
the others at very high frequencies.
4.4 Converter Specific Calculations
When designing this forward converter, a big concern was how much energy
needs to be processed in the magnetizing inductance. The Ferroxcube EQ25
core with the 3F46 material was chosen for its performance at higher frequen-
cies especially around 1-2 MHz. The EQ25 was selected for its larger size to
be able to conduct enough current in the internal transformer windings and
to allow space for vias.
The first design consideration was the effect of the number of turns on the
magnetizing power as seen in Figure 4.10. The general goal was to process
less than 1 W of power, which this shows can be achieved by using two turns
and switching at 1 MHz or higher. The rest of this analysis is going to assume
to use two turns.
The next consideration was the effect on the input voltage on the magne-
tizing power that can be seen in Figure 4.11, which assumes a highest duty
ratio of 0.35 and looks at a range of input voltages. This is relevant because
in a bi-directional active balancing system, the input voltage changes as the
cells charge which could vary the input from 8 V to 14 V. Operating at 1
MHz keeps the power processed under 1 W in the worst case which shows this
frequency is high enough to reach the desired magnetizing power processed
goal.
The next area to analyze is the effect of duty ratio on the magnetizing
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Figure 4.10: Magnetizing power relative to input voltage with D fixed at
0.35.
power which is shown in Figure 4.12. It can be seen from D=0.2 to D=0.3, the
range where we are expected to operate, that there are diminishing returns
on increasing the frequency much higher than 1 MHz.
The previous plots lead to the choice of two turns in the secondary and
primary of the transformer and to operating at 1 MHz. Some critical design
information about the transformer can be calculated now. The first is the
effective magnetizing inductance which is given in equation 4.10.
Lm = Aln
2 = (3.1 µH)22 = 12.4 µH (4.10)
The next important values are Bmax and λ which are given in equations
4.11 and 4.12.
λ =
V Dmax
f
=
(12)0.35
1MHz
= 4.2× 10−6 (4.11)
Bmax =
λ
2nAc
=
4.2× 10−6
2 ∗ 2 ∗ 89.7 mm2 = 11.7 mT (4.12)
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Figure 4.11: Magnetizing power relative to input voltage with D fixed at
0.35 and N=2.
The datasheet can then be used to find Pv for the given flux density which
is 10kW
m3
[41]. The expected power loss can then be found in equation 4.13
which is very low.
PLoss = PvVC = 10
kW
m3
∗ 2370 mm3 = 23 mW. (4.13)
Another important factor in the design is the current ripple in the induc-
tor. This current ripple is expected to be less than 0.5 A. The necessary
inductance for this to happen can be calculated using equation 4.14. For the
actual converter, a 4.7 µH inductor will be used.
Lmin =
∆tVout
∆I
=
(1−D)Vout
f∆I
= 4.5 µH (4.14)
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Figure 4.12: Magnetizing power relative to the duty ratio with Vin fixed at
12 V and N=2.
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CHAPTER 5
EXPERIMENTAL RESULTS OF ACTIVE
BATTERY MANAGEMENT SYSTEMS
5.1 Forward Converter
5.1.1 PCB Layout
The forward converter that was built can be seen in Figure 5.1. An annotated
version can be seen if Figure 5.2 and the components used can be found in
Table 5.1. It has connections for the input, output, and control power, and
there are pin headers to communicate to the micro-controller for the PWM
channels, digital communication, and voltage sensing. The goal of the layout
was to minimize parasitic leakage inductances which lead to voltage ringing.
There are two critical paths that experience high di
dt
. The first is from the
input capacitance, through the transformer, and through the low side switch.
This was minimized by keeping the input capacitors close the transformer
and by keeping this path short with thick traces. The second is on the
isolated side by both of the switches and through the transformer which was
also minimized with short path lengths and thick traces. The low leakage
inductance of the planar transformer windings helps this ringing as well.
Another layout goal was to keep the gate driving paths very short to min-
imize the parasitic inductances. This is especially important because the
converter is operating at a high frequency. This was achieved by putting the
gate drivers on the back side of the PCB directly below the switches. This
can be seen in Figure 5.3.
An important aspect of the design was maintaining proper isolation be-
tween the primary and secondary sides. Isolation was achieved by having two
separate ground planes referenced to the primary and secondary ground. The
isolated power supply and the digital isolator were placed directly between
the two planes to maintain this isolation.
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Figure 5.1: The forward converter for charging batteries.
The ADC that measures the output voltage was placed very close to the
output but away from the switching nodes so that it did not pick up switching
noise. The digital communication lines were also placed far away from the
switching nodes and power planes for similar reasons. The current sense
amplifier on the input side was placed extremely close to the voltage sensing
resistor connected by parallel wires to minimize noise that feeds into the
amplifier.
Figure 5.2: Top view of the forward converter.
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Figure 5.3: Back view of the forward converter.
Table 5.1: Critical component listing of the forward converter.
Component Part Number Parameters
S1 - S2 EPC2030 40 V, 31 A
Current Sense INA213AIDCKR Gain=50
Transformer EQ25 Ferroxcube 3F46
Gate drivers LM5113 GaN driver
ADC ADS7829IDRBT 12-bit, 125KSPS
PWM Isolation ADUM5210CRSZ 2.5 kV, 100 Mbps
Isolated Supply DCR010505U/1K 5 V, 0.2 A
Digital Isolation ISO7231CDW 2.5 kV 25 Mbps
L XAL7030-472MEB 6.7 A, 4.7 µH
Micro-controller TMS320F28069
5.2 Control of the Battery Charger
5.2.1 Component Selection and Operation
In order to safely charge a battery, both the voltage and current into the
battery must be monitored. The general methodology used to measure the
voltage and current is shown in Figure 5.4. A common process for charging
batteries is to use constant current until it reaches a nominal voltage and then
use constant voltage to finish off the charge. The current decreases with time
during the constant voltage period. One of the challenges associated with
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charging a stack of battery cells is that every cell is located at a different
potential requiring an isolated measurement on the cell voltage. This was
achieved by using an analog-to-digital converter (ADC) on the cell, a digital
isolator, and a small 5 V isolated power supply. The 5 V isolated power
supply ensures there is enough voltage on the ADC and digital isolator to
communicate properly. It is possible to use the battery power to supply
these electronics, but this was not used due to the passive current draw that
it would take from the cell.
An external ADC was used instead of transferring the analog voltage over
isolation because this introduces large measurement error. The ADC is 12
bits which gives 1.22 mV of resolution which is sufficient for this design (equa-
tion 5.1). SPI was chosen as the communication protocol because it is easy
to implement in both hardware and software and is capable of sufficient data
rates. Two wire protocols such as I2C require extra external components on
the communication lines to properly communicate. The ADC operates using
three wires which are a serial clock, chip select, and data line. A measure-
ment is initiated by pulling the chip select line low. The measurement takes
place for two serial clock cycles and then the ADC begins sending data with
the most significant bit first. The C2000 SPI peripheral function was used to
initiate and read this data. A consideration with using this function is that
every bit during the clock cycle including the initial two serial clock cycles
is read. Therefore, a simple bitwise operation needs to be used to eliminate
these two useless bits of data. Another step in the voltage measurement
process is scaling the ADC measurement to an actual voltage for the control
algorithm which can be calculated by using equation 5.2.
Vresolution =
Vrange
2ADCBits
=
5
212
= 1.22 mV (5.1)
Vactual =
5ADCmeasurement
212
(5.2)
In order to sense current, it was decided to use a current sense resistor and
amplifier. The other reasonable option was a Hall-effect current sensor but
these are typically ineffective at higher frequencies. The issue with using the
current sense resistor is that it introduces loss into the system, but this can
be mitigated by using a very small resistance and a high gain amplifier.
Location of this sensor affects how the data is extracted from it. The first
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Figure 5.4: Schematic of the control of the battery.
consideration is to put it on the input or output side of the isolation. The
benefits to the output side are that it has a relatively constant current, mak-
ing the voltage on the output cleaner, and that it factors in the inefficiency
of the converter. The negatives with this are that the measurement needs
to be sent back to the non-isolated side of the circuit, requiring either an
external ADC on the isolated side with isolated digital communication (like
the voltage measurement) or sending an analog voltage through isolation.
It is undesirable to have too many digital lines into a micro-controller, and
the error introduced by passing the analog voltage through isolation is not
accurate.
The next place to consider is sensing on the input side. This side is advan-
tageous because it does not require isolation, so the current sensing voltage
can be passed directly into the micro-controller. The issue with this side
is that the current is not continuous; therefore, much more high frequency
content enters the current sensor. The current being measured on the input
is not the same as the current going into the battery, so the current needs to
be scaled by the duty ratio. This also does not factor in the efficiency of the
converter reducing the output current, which can be seen in Figure 5.3.
The placement of the current sensor on the high or low side affects its
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performance. Low side current sensing is beneficial because it is easy to am-
plify the voltage, although it creates two ground planes which can introduce
communication errors at higher currents. High side current sensing benefits
from not disrupting the ground plane, but the amplifier performance suffers
at high frequencies due to the required common mode rejection. This ap-
plication uses high side current sensing on the input side because having a
single ground plane and avoiding additional digital communication were the
most important factors.
Iout =
Iin
D
η (5.3)
5.2.2 Current Sensor
The current sensor was designed with R = 25 mΩ and an instrumentation
amplifier gain of 50. The maximum input current that can be sensed is
calculated in 5.4, which means the maximum output current that can be
sensed is around 10 A depending on the duty ratio.
IIn,max =
Vmax
RsenseG
= 4 A (5.4)
In order to characterize the current sensor effectively, it was calibrated
with the efficiency taken into account. This is achieved by mapping Iout to
Iin
D10
. The factor of 10 is necessary for limitations with using 16-bit numbers
in the processor. The data was taken for Vout equal to 3 and 3.5 and can be
seen in Figure 5.5.
An important design consideration when sending an analog voltage to a
different board that does not share the same ground plane is the effect of
switching noise. This happens when the power converter sends the current
sensor voltage to the C2000 and can be seen in Figure 5.6. This noise can be
avoided by carefully selecting the sampling time and averaging. The cleanest
sampling time is at the end of the period as shown in Figure 5.7. This is
achieved by moving the C2000 ADC conversion time to the falling edge of
the PWM channel and increasing the sampling window. See the code in
Appendix B for specific details. Averaging is used over 1024 current samples
to decrease the effect of noise on the measurement. This value is then used
to update the duty ratio to control the current to the output. The update
48
Figure 5.5: Calibration of the current sensor.
time can be calculated using 5.5.
Tupdate =
averageSamples
fsample
=
1024
1 MHz
= 1.024 ms (5.5)
The basic control algorithm to charge the battery is to measure the output
voltage and see if it has reached the maximum voltage limit. If it has not,
then it should stay in constant current mode. When it reaches the maximum
battery voltage, it should go into constant voltage mode to trickle charge the
battery. The basic methodology can be seen in Figure 5.8.
Constant current and voltage control are accomplished by basic hysteresis
control. The threshold to continue improving the duty ratios is limited by
the resolution of the PWM channels. If this threshold is set too narrow,
the control algorithm will oscillate between two different duty ratios that
surround the nominal output voltage or current.
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Figure 5.6: Current sensor output due to passing the signal over a poor
ground connection.
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Figure 5.7: Short time period of the current sensor output.
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Figure 5.8: Basic control diagram to charge the battery.
5.3 Converter Performance
The efficiency of the power stage can be seen in Figure 5.9 and the efficiency
of the whole battery charger can be seen in Figure 5.10. The difference
in efficiency between the two is a constant 650 mW that is consumed by
the digital isolation and the gate driving circuitry. For an actual system, a
voltage measurement IC would be used, removing the digital isolation that
consists of 60% of the 650 mW. The other 40% that goes to the gate drivers
can be reduced by switching at a lower frequency or using a smaller switch
with less gate capacitance.
5.4 Core Reset
An interesting result from this was the core reset mechanism. At higher duty
ratios, the reset mechanism operated as expected which can be seen in Figure
5.11. The ringing on the current is attributed to high parasitic inductance
in the third winding. This can be reduced in future iterations by embedding
the third winding trace in the PCB.
At duty ratios less than 0.3, no reset current actually flows through the
third winding. Instead, it is believed to reset through parasitic capacitance in
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Figure 5.9: Efficiency of the power stage of the battery charger.
the planar magnetics windings. It actually discharges in a resonant manner
which can be seen in Figure 5.12. Further modeling and calculations are
required to validate this.
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Figure 5.10: Efficiency of the whole battery charger.
Figure 5.11: The volt-second balance on the secondary winding with a 7 V
input and a 0.5 duty ratio.
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Figure 5.12: The volt second-balance on the primary winding with a 10 V
input and a 0.25 duty ratio.
5.5 Charging Batteries
A condition was established for a two cell pack where the high cell has much
less voltage than the other. The isolated charger can efficiently charge up
this cell without dissipating heat from the other battery cell. The cell was
charged using purely constant current and the voltage over time can be seen
in Figure 5.13. K2 22650 battery cells were used and it took 70 minutes to
charge at 1.9 A. The sawtooth shape of the charge current is caused by the
hysteresis control and the limited resolution of the PWM channel at 1 MHz.
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Figure 5.13: Voltage and current of the batteries charging over time.
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CHAPTER 6
CONCLUSION AND FUTURE WORK
A resonant interleaved Dickson switched-capacitor converter was developed
to convert 20 V to 120 V with a peak power of 60 W. A peak efficiency of
95.7% was achieved and the board had an enclosed box power density of
157 W
in3
. This efficiency and power density suggest that this converter is a
good candidate for compact voltage step-up applications.
Future work on this converter involves improving the layout and reaching a
better optimization between switching frequency, gate resistance, and switch
blocking voltage. Another area that would be interesting to investigate would
be expanding the design to higher voltage conversion ratios. This converter
can also be simplified by using diodes instead of switches on S5−S10. Future
work could involve analyzing the effect of diodes on efficiency and power
density along with experimental validation.
A bi-directional isolated forward converter was developed and tested uti-
lizing GaN switches, planar magnetics, and a 1 MHz operating frequency.
The converter has a peak efficiency of 91.6% and a peak power of 20 W. It
was shown to be capable of charging a battery pack using current control for
an extremely imbalanced pack.
Future work involves implementing differential power processing using the
bi-directional capabilities of the converter. A useful step would involve em-
bedding the micro-controller and all the power converters on a single board,
reducing the current sense measurement noise and setup complexity. This
board would be a useful testbed for battery charging optimization. For ex-
ample, it would be interesting to investigate methods for detecting the weak
cells early and optimizing the charge rate to reduce the overall processed
power.
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APPENDIX A
INTERLEAVED DICKSON
A.1 Schematics
Figure A.1: Schematic of the main power path of the interleaved Dickson.
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Figure A.2: Schematic of the gate drivers for the interleaved Dickson.
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Figure A.3: Schematic of the level shifting circuitry for the interleaved
Dickson.
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A.2 PCB Layout
Figure A.4: Top copper layer of the Dickson.
Figure A.5: Bottom copper layer of the Dickson.
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Figure A.6: Internal copper layer of the Dickson.
Figure A.7: Internal copper layer of the Dickson.
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Figure A.8: Top solder mask of the Dickson.
Figure A.9: Bottom solder mask of the Dickson.
63
Figure A.10: Silk screen of the Dickson.
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A.3 Micro-controller Code
1
2 //#################################################
3 //Derek Heeger , Andrew S t i l l w e l l , Ben Macy
4 // Advisor : Robert Pilawa Podgurski
5 // I n t e r l e a v e d Dickson Converter
6 // Design based heav i l y o f f o f Texas Instrument ’ s HRPWM
example from code composer s tud io
7 //#################################################
8
9 #inc lude ” F2806x Device . h” // F2806x H e a d e r f i l e
10 #inc lude ”F2806x Examples . h” // F2806x Examples
H e a d e r f i l e
11 #inc lude ”F2806x EPwm defines . h” // u s e f u l d e f i n e s
f o r i n i t i a l i z a t i o n
12
13 // Dec lare your func t i on prototypes here
14 //−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15
16 void HRPWM1 Config( Uint16 ) ;
17 void HRPWM2 Config( Uint16 ) ;
18 void HRPWM3 Config( Uint16 ) ;
19 void HRPWM4 Config( Uint16 ) ;
20 void HRPWM5 Config( Uint16 ) ;
21 void HRPWM6 Config( Uint16 ) ;
22
23 // General System nets − Use fu l f o r debug
24 Uint16 i , j , DutyFine , n , update ;
25
26 Uint32 temp ;
27 f l o a t D, DP1SP, DP2SP;
28 i n t delay1 , delay2 , delay3 , delay4 , delay5 , de lay6 ;
29 i n t T, MEP;
30 i n t master ;
31
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32
33
34 void main ( void )
35 {
36
37 master = 1 ;
38 I n i t S y s C t r l ( ) ;
39
40 InitEPwm1Gpio ( ) ;
41 InitEPwm2Gpio ( ) ;
42 InitEPwm3Gpio ( ) ;
43 InitEPwm4Gpio ( ) ;
44 InitEPwm5Gpio ( ) ;
45 InitEPwm6Gpio ( ) ;
46 // Master Code
47
48 i f ( master==1){
49 EALLOW;
50 EPwm1Regs .TBCTL. b i t .PHSEN= TB DISABLE ;
51 EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
52 GpioCtrlRegs .GPBDIR. b i t . GPIO33 = 1 ;
53 GpioCtrlRegs .GPBMUX1. b i t . GPIO33 = 2 ;
54 EDIS ;
55 }
56 i f ( master==0){
57 // Slave Code
58 EALLOW;
59 EPwm1Regs .TBCTL. b i t .PHSEN= TB ENABLE; // enable o f f
o f e x t e r n a l s i g n a l
60 EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
//TB CTR ZERO
61 GpioCtrlRegs .GPBDIR. b i t . GPIO32 = 0 ; // s e t GPIO to
input
62 GpioCtrlRegs .GPBMUX1. b i t . GPIO32 = 2 ; //mux
63 EDIS ;
64 }
66
65 // Slave Code
66 EALLOW;
67 GpioCtrlRegs .GPBMUX1. b i t . GPIO34 = 0 ;
68 GpioCtrlRegs .GPBDIR. b i t . GPIO34 = 1 ;
69 EDIS ;
70
71
72 DINT;
73
74 I n i t P i e C t r l ( ) ;
75
76 // Disab le CPU i n t e r r u p t s and c l e a r a l l CPU i n t e r r u p t
f l a g s :
77 IER = 0x0000 ;
78 IFR = 0x0000 ;
79
80 In i tP ieVectTable ( ) ;
81
82 // Step 4 . I n i t i a l i z e a l l the Device P e r i p h e r a l s :
83 // This func t i on i s found in F2806x In i tPe r i phe ra l s . c
84 // I n i t P e r i p h e r a l s ( ) ; // Not r equ i r ed f o r t h i s example
85
86 // For t h i s example , only i n i t i a l i z e the EPwm
87 // Step 5 . User s p e c i f i c code , enable i n t e r r u p t s :
88
89 update =0;
90 DutyFine =0;
91
92 EALLOW;
93 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 0 ;
94 EDIS ;
95
96 // Some u s e f u l Per iod vs Frequency va lue s
97 // SYSCLKOUT = 80 MHz
98 // −−−−−−−−−−−−−−−−−−−−−−−−−−−
99 // Period Frequency
67
100 // 1000 80 kHz
101 // 800 100 kHz
102 // 600 133 kHz
103 // 500 160 kHz
104 // 250 320 kHz
105 // 200 400 kHz
106 // 100 800 kHz
107 // 50 1 .6 Mhz
108 // 25 3 .2 Mhz
109 // 20 4 .0 Mhz
110 // 12 6 .7 MHz
111 // 10 8 .0 MHz
112 // 9 8 .9 MHz
113 // 8 10 .0 MHz
114 // 7 11 .4 MHz
115 // 6 13 .3 MHz
116 // 5 16 .0 MHz
117
118 //========================================
119 // ePWM and HRPWM r e g i s t e r i n i t i a l i z a t i o n
120 //========================================
121
122 T=160; // Period = 65 f o r . 1uF , . 1uH. per iod
=225 f o r . 2uF , 1uH
123 D = . 5 ; // duty i s time in f i r s t p o s i t i o n as
i n d i c a t e d by ’down up ’ e t c
124 DP1SP = . 3 4 ; //
125 DP2SP = . 3 4 ; //
126
127 delay1 = 4 ;
128 delay2 = 4 ; // was 4
129 delay3 = 4 ; // was 5
130 delay4 = 2 ;
131 delay5 = 5 ;
132 delay6 = 3 ;
133
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134 MEP = 40 ;
135
136 HRPWM1 Config(T) ; // ePWM1 target , Per iod = T,
down up
137 HRPWM2 Config(T) ; // ePWM2 target , Per iod = T, up
down
138 HRPWM3 Config(T) ; // ePWM3 target , Per iod = T,
down up
139 HRPWM4 Config(T) ; // ePWM4 target , Per iod = T, up
down
140 HRPWM5 Config(T) ; // ePWM5 target , Per iod = T,
down up
141 HRPWM6 Config(T) ; // ePWM6 target , Per iod = T, up
down
142
143
144 EPwm1Regs .CMPA. h a l f .CMPAHR = MEP+15<< 8 ; // F,
de lay => s h i f t to r i g h t
145 EPwm2Regs .CMPA. h a l f .CMPAHR = MEP+20 << 8 ; // F
146 EPwm3Regs .CMPA. h a l f .CMPAHR = MEP+12 << 8 ; // F
147 EPwm4Regs .CMPA. h a l f .CMPAHR = MEP << 8 ; // F
148 EPwm5Regs .CMPA. h a l f .CMPAHR = MEP+12 << 8 ; // F
149 EPwm6Regs .CMPA. h a l f .CMPAHR = MEP+10 << 8 ; // F
150
151 EALLOW;
152 SysCtrlRegs .PCLKCR0. b i t .TBCLKSYNC = 1 ;
153 EDIS ;
154
155
156 GpioDataRegs .GPBSET. b i t . GPIO34=1;
157 whi l e (1 )
158 {
159 long i ;
160 f o r ( i = 0 ; i < 8000000; i++) {
161
162 }
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163
164 GpioDataRegs .GPBTOGGLE. b i t . GPIO34=1;
165 }
166 }
167 void HRPWM1 Config( Uint16 per iod )
168 {
169 // ePWM1 r e g i s t e r c o n f i g u r a t i o n with HRPWM
170 // ePWM1A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
171
172 EPwm1Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
173 EPwm1Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
174 EPwm1Regs .CMPA. h a l f .CMPA = per iod ∗D−2;
// s e t duty 50% i n i t i a l l y
175 EPwm1Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
176 // EPwm1Regs .TBPHS. a l l = 0 ;
177 EPwm1Regs .TBPHS. h a l f .TBPHS = per iod /2 ; //
Time−Base Phase Reg i s te r , master ’ s phase = 0
178 EPwm1Regs .TBCTR = 0 ;
179
180 EPwm1Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
181 // EPwm1Regs .TBCTL. b i t .PHSEN = TB DISABLE ;
// EPwm1 i s the Master
182 // EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
183 EPwm1Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
184 EPwm1Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
185
186 EPwm1Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
187 EPwm1Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
188
189 EPwm1Regs .AQCTLA. b i t .ZRO = AQ SET; //
PWM t o g g l e low/ high
190 EPwm1Regs .AQCTLA. b i t .CAU = AQ CLEAR;
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191
192 EALLOW;
193 EPwm1Regs .HRCNFG. a l l = 0x0 ;
194 EPwm1Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
c o n t r o l on Ris ing edge
195 EPwm1Regs .HRCNFG. b i t .CTLMODE = HR CMP;
196 EPwm1Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
197
198 EDIS ;
199 }
200
201 void HRPWM2 Config( Uint16 per iod )
202 {
203 // ePWM2 r e g i s t e r c o n f i g u r a t i o n with HRPWM
204 // ePWM2A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
205
206 EPwm2Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
207 EPwm2Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
208 EPwm2Regs .CMPA. h a l f .CMPA = per iod ∗D+2; //
s e t duty 50% i n i t i a l l y
209 EPwm2Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
210 // EPwm2Regs .TBPHS. a l l = 0 ;
211 EPwm2Regs .TBPHS. h a l f .TBPHS = delay2 ; //
Time−Base Phase Reg i s te r , master ’ s phase = 0
212 EPwm2Regs .TBCTR = 0 ;
213
214 EPwm2Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
215 EPwm2Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm2 i s the Slave
216 EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ; //was
sync in
217 EPwm2Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
71
218 EPwm2Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
219
220 EPwm2Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
221 EPwm2Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
222
223 EPwm2Regs .AQCTLA. b i t .ZRO = AQ CLEAR;
// PWM t o g g l e low/ high
224 EPwm2Regs .AQCTLA. b i t .CAU = AQ SET;
225
226 EALLOW;
227 EPwm2Regs .HRCNFG. a l l = 0x0 ;
228 EPwm2Regs .HRCNFG. b i t .EDGMODE = HR FEP;
//MEP c o n t r o l on F a l l i n g edge
229 EPwm2Regs .HRCNFG. b i t .CTLMODE = HR CMP;
230 EPwm2Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
231
232 EDIS ;
233 }
234
235 void HRPWM3 Config( Uint16 per iod )
236 {
237 // ePWM3 r e g i s t e r c o n f i g u r a t i o n with HRPWM
238 // ePWM3A t o g g l e high / low with MEP c o n t r o l on f a l l i n g
edge
239
240 EPwm3Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
241 EPwm3Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
242 EPwm3Regs .CMPA. h a l f .CMPA = per iod ∗ (1−DP1SP) ;
// s e t duty 50% i n i t i a l l y
243 EPwm3Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
244 // EPwm3Regs .TBPHS. a l l = 0 ;
245 EPwm3Regs .TBPHS. h a l f .TBPHS = delay3 ; // found
i t e r a t i v e l y , conf irmed exper imenta l l y .
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246 EPwm3Regs .TBCTR = 0 ;
247
248 EPwm3Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
249 EPwm3Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm3 i s the Slave
250 EPwm3Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
251 EPwm3Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
252 EPwm3Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
253
254 EPwm3Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
255 EPwm3Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
256
257 EPwm3Regs .AQCTLA. b i t .ZRO = AQ CLEAR;
// PWM t o g g l e high / low
258 EPwm3Regs .AQCTLA. b i t .CAU = AQ SET;
259
260 EALLOW;
261 EPwm3Regs .HRCNFG. a l l = 0x0 ;
262 EPwm3Regs .HRCNFG. b i t .EDGMODE = HR FEP;
//MEP c o n t r o l on f a l l i n g edge
263 EPwm3Regs .HRCNFG. b i t .CTLMODE = HR CMP;
264 EPwm3Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
265 EDIS ;
266 }
267
268 void HRPWM4 Config( Uint16 per iod )
269 {
270 // ePWM1 r e g i s t e r c o n f i g u r a t i o n with HRPWM
271 // ePWM1A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
272
273 EPwm4Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
274 EPwm4Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
275 EPwm4Regs .CMPA. h a l f .CMPA = per iod ∗ D−2;
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// s e t duty 50% i n i t i a l l y
276 EPwm4Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
277 // EPwm4Regs .TBPHS. a l l = 0 ;
278 EPwm4Regs .TBPHS. h a l f .TBPHS =delay4 ; // Time−Base
Phase Reg i s te r , s l a v e ’ s phase = phi
279 EPwm4Regs .TBCTR = 0 ;
280
281 EPwm4Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
282 EPwm4Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm1 i s the Master
283 EPwm4Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
284 EPwm4Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
285 EPwm4Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
286
287 EPwm4Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
288 EPwm4Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
289
290 EPwm4Regs .AQCTLA. b i t .ZRO = AQ SET; //
PWM t o g g l e low/ high
291 EPwm4Regs .AQCTLA. b i t .CAU = AQ CLEAR;
292
293 EALLOW;
294 EPwm4Regs .HRCNFG. a l l = 0x0 ;
295 EPwm4Regs .HRCNFG. b i t .EDGMODE = HR FEP; //MEP
c o n t r o l on Ris ing edge
296 EPwm4Regs .HRCNFG. b i t .CTLMODE = HR CMP;
297 EPwm4Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
298 EDIS ;
299 }
300
301 void HRPWM5 Config( Uint16 per iod )
302 {
303 // ePWM2 r e g i s t e r c o n f i g u r a t i o n with HRPWM
304 // ePWM2A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
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305
306 EPwm5Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
307 EPwm5Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
308 EPwm5Regs .CMPA. h a l f .CMPA = per iod ∗D+2;
// s e t duty 50% i n i t i a l l y
309 EPwm5Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
310 // EPwm5Regs .TBPHS. a l l = 0 ;
311 EPwm5Regs .TBPHS. h a l f .TBPHS = delay5 ; // Time−Base
Phase Reg i s te r , s l a v e ’ s phase = phi
312 EPwm5Regs .TBCTR = 0 ;
313
314 EPwm5Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
315 EPwm5Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm2 i s the Master
316 EPwm5Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
317 EPwm5Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
318 EPwm5Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
319
320 EPwm5Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
321 EPwm5Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
322
323 EPwm5Regs .AQCTLA. b i t .ZRO = AQ CLEAR;
// PWM t o g g l e low/ high
324 EPwm5Regs .AQCTLA. b i t .CAU = AQ SET;
325
326 EALLOW;
327 EPwm5Regs .HRCNFG. a l l = 0x0 ;
328 EPwm5Regs .HRCNFG. b i t .EDGMODE = HR FEP;
//MEP c o n t r o l on F a l l i n g edge
329 EPwm5Regs .HRCNFG. b i t .CTLMODE = HR CMP;
330 EPwm5Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
331
332 EDIS ;
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333 }
334
335 void HRPWM6 Config( Uint16 per iod )
336 {
337 // ePWM4 r e g i s t e r c o n f i g u r a t i o n with HRPWM
338 // ePWM4A t o g g l e high / low with MEP c o n t r o l on f a l l i n g
edge
339
340 EPwm6Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
341 EPwm6Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
342 EPwm6Regs .CMPA. h a l f .CMPA = per iod ∗ DP2SP;
// s e t duty
343 EPwm6Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
344 // EPwm6Regs .TBPHS. a l l = 0 ;
345 EPwm6Regs .TBPHS. h a l f .TBPHS = per iod ∗ (1 − D + DP2SP)
+ delay6 ; // Time−Base Phase Reg i s te r , s l a v e ’ s
phase = phi
346 EPwm6Regs .TBCTR = 0 ;
347
348 EPwm6Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
349 EPwm6Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm4 i s the Master
350 EPwm6Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
351 EPwm6Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
352 EPwm6Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
353
354 EPwm6Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
355 EPwm6Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
356
357 EPwm6Regs .AQCTLA. b i t .ZRO = AQ SET; //
PWM t o g g l e
358 EPwm6Regs .AQCTLA. b i t .CAU = AQ CLEAR;
359
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360 EALLOW;
361 EPwm6Regs .HRCNFG. a l l = 0x0 ;
362 EPwm6Regs .HRCNFG. b i t .EDGMODE = HR FEP;
//MEP c o n t r o l on f a l l i n g edge
363 EPwm6Regs .HRCNFG. b i t .CTLMODE = HR CMP;
364 EPwm6Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
365 EDIS ;
366 }
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APPENDIX B
ISOLATED BATTERY CHARGER
B.1 Schematics
Figure B.1: Schematic of the non-isolated side of the battery charger.
78
Figure B.2: Schematic of the isolated side of the battery charger.
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B.2 PCB Layout
Figure B.3: Bottom copper plane of the isolated battery charger.
80
Figure B.4: Top copper plane of the isolated battery charger.
Figure B.5: Ground plane of the isolated battery charger.
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Figure B.6: Signal layer of the isolated battery charger.
Figure B.7: Top solder mask layer of the isolated battery charger.
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Figure B.8: Bottom solder mask layer of the isolated battery charger.
Figure B.9: Silk screen of the isolated battery charger.
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B.3 Micro-controller Code
1 //##################################
2 //Derek Heeger
3 // Advisor : Robert Pilawa Podgurski
4 // Battery Charging Code
5 // Design based heav i l y o f f o f Texas Instrument ’ s
examples from code composer s tud io
6 //#################################
7
8 #inc lude ” DSP28x Project . h” // Device H e a d e r f i l e
and Examples Inc lude F i l e
9 //#inc lude ” F2806x Device . h” // F2806x
H e a d e r f i l e
10 #inc lude ”F2806x Examples . h” // F2806x Examples
H e a d e r f i l e
11 #inc lude ”F2806x EPwm defines . h” // u s e f u l d e f i n e s
f o r i n i t i a l i z a t i o n
12 // Prototype statements f o r f u n c t i o n s found with in
t h i s f i l e .
13 i n t e r r u p t void a d c i s r ( void ) ;
14 // void Adc Config ( void ) ;
15 i n t e r r u p t void c p u t i m e r 1 i s r ( void ) ;
16 void HRPWM1 Config( Uint16 ) ;
17 void HRPWM2 Config( Uint16 ) ;
18 void sp i xmi t ( Uint16 a ) ;
19 void s p i f i f o i n i t ( void ) ;
20 void s p i i n i t ( void ) ;
21 void disablePWM ( void ) ;
22 void enablePWM( void ) ;
23 Uint16 ge tCe l lVo l tage ( void ) ;
24
25 // Global v a r i a b l e s used in t h i s example :
26 Uint16 LoopCount , sampleNumber , sampleNumberBits ;
27 Uint16 ConversionCount ;
28
84
29 Uint16 Voltage1 [ 1 0 2 4 ] ;
30 Uint16 Voltage2 [ 1 0 2 4 ] ;
31
32 Uint16 i , j , DutyFine , n , update , per iod , D, Dmin , Dmax,
Vmax, VmaxBinary , d i f f e r e n c e , cont ro l ,
VoltageBinary , pwmEnabled , la s tCurrent , current ,
I c on t r o l , I s e t ;
33 Uint64 tempDutyCurrent ;
34 Uint64 dutyCurrent ;
35 Uint64 currentTemp ;
36
37 f l o a t vout , Iout , Dreal ;
38
39
40
41 main ( )
42 {
43
44 // Step 1 . I n i t i a l i z e System Control :
45 // PLL, WatchDog , enable Pe r iphe ra l Clocks
46 // This example func t i on i s found in the
F2806x SysCtrl . c f i l e .
47 I n i t S y s C t r l ( ) ;
48
49
50 // Step 2 . I n i t i a l i z e GPIO:
51 // This example func t i on i s found in the F2806x Gpio . c
f i l e and
52 // i l l u s t r a t e s how to s e t the GPIO to i t ’ s d e f a u l t
s t a t e .
53 // In i tGpio ( ) ; // Skipped f o r t h i s example
54
55 // Step 3 . Clear a l l i n t e r r u p t s and i n i t i a l i z e PIE
vec to r t ab l e :
56 // Disab le CPU i n t e r r u p t s
57 DINT;
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58
59 // I n i t i a l i z e the PIE c o n t r o l r e g i s t e r s to t h e i r
d e f a u l t s t a t e .
60 // The d e f a u l t s t a t e i s a l l PIE i n t e r r u p t s d i s ab l ed
and f l a g s
61 // are c l e a r e d .
62 // This func t i on i s found in the F2806x PieCtr l . c f i l e .
63 I n i t P i e C t r l ( ) ;
64
65 // Disab le CPU i n t e r r u p t s and c l e a r a l l CPU i n t e r r u p t
f l a g s :
66 IER = 0x0000 ;
67 IFR = 0x0000 ;
68
69 // I n i t i a l i z e the PIE vecto r t ab l e with p o i n t e r s to
the s h e l l I n t e r rup t
70 // Se r v i c e Routines ( ISR ) .
71 // This w i l l populate the e n t i r e tab le , even i f the
i n t e r r u p t
72 // i s not used in t h i s example . This i s u s e f u l f o r
debug purposes .
73 // The s h e l l ISR r o u t i n e s are found in
F2806x Defau l t I s r . c .
74 // This func t i on i s found in F2806x PieVect . c .
75 In i tP ieVectTable ( ) ;
76
77 // I n t e r r u p t s that are used in t h i s example are
re−mapped to
78 // ISR f u n c t i o n s found with in t h i s f i l e .
79 EALLOW; // This i s needed to wr i t e to EALLOW
protec ted r e g i s t e r
80 PieVectTable .ADCINT1 = &a d c i s r ;
81 PieVectTable . TINT1 = &c p u t i m e r 1 i s r ;
82 EDIS ; // This i s needed to d i s a b l e wr i t e to EALLOW
protec ted r e g i s t e r s
83
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84 // Step 4 . I n i t i a l i z e a l l the Device P e r i p h e r a l s :
85 // This func t i on i s found in F2806x In i tPe r i phe ra l s . c
86 // I n i t P e r i p h e r a l s ( ) ; // Not r equ i r ed f o r t h i s example
87 InitAdc ( ) ; // For t h i s example , i n i t the ADC
88 AdcOf f se tSe l fCa l ( ) ;
89
90
91
92 // Step 5 . User s p e c i f i c code , enable i n t e r r u p t s :
93
94 // Enable ADCINT1 in PIE
95 PieCtr lRegs . PIEIER1 . b i t . INTx1 = 1 ; // Enable INT 1 .1
in the PIE
96 IER |= M INT1 ; // Enable CPU Int e r rup t 1
97 IER |= M INT13 ;
98 EINT; // Enable Global i n t e r r u p t
INTM
99 ERTM; // Enable Global r e a l t ime
i n t e r r u p t DBGM
100
101 LoopCount = 0 ;
102 l a s tCur r ent =0;
103 ConversionCount = 0 ;
104
105 // Conf igure ADC
106 EALLOW;
107 AdcRegs .ADCCTL2. b i t .ADCNONOVERLAP = 1 ; // Enable
non−over lap mode
108 AdcRegs .ADCCTL1. b i t . INTPULSEPOS = 1 ; // ADCINT1 t r i p s
a f t e r AdcResults l a t ch
109 AdcRegs . INTSEL1N2 . b i t . INT1E = 1 ; // Enabled
ADCINT1
110 AdcRegs . INTSEL1N2 . b i t . INT1CONT = 0 ; // Disab le
ADCINT1 Continuous mode
111 AdcRegs . INTSEL1N2 . b i t . INT1SEL = 1 ; // setup EOC1
to t r i g g e r ADCINT1 to f i r e
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112 AdcRegs .ADCSOC0CTL. b i t .CHSEL = 4 ; // s e t SOC0
channel s e l e c t to ADCINA4
113 AdcRegs .ADCSOC1CTL. b i t .CHSEL = 2 ; // s e t SOC1
channel s e l e c t to ADCINA2
114 AdcRegs .ADCSOC0CTL. b i t .TRIGSEL = 5 ; // s e t SOC0
s t a r t t r i g g e r on EPWM1A, due to round−rob in SOC0
conver t s f i r s t then SOC1
115 AdcRegs .ADCSOC1CTL. b i t .TRIGSEL = 5 ; // s e t SOC1
s t a r t t r i g g e r on EPWM1A, due to round−rob in SOC0
conver t s f i r s t then SOC1
116 AdcRegs .ADCSOC0CTL. b i t .ACQPS = 10 ; // s e t SOC0 S/H
Window to 7 ADC Clock Cycles , (6 ACQPS plus 1)
117 AdcRegs .ADCSOC1CTL. b i t .ACQPS = 10 ; // s e t SOC1 S/H
Window to 7 ADC Clock Cycles , (6 ACQPS plus 1)
118 EDIS ;
119
120 // Assumes ePWM1 c lock i s a l r eady enabled in
I n i t S y s C t r l ( ) ;
121 EPwm1Regs .ETSEL. b i t .SOCAEN = 1 ; // Enable SOC on A
group
122 EPwm1Regs .ETSEL. b i t .SOCASEL = 1 ; // S e l e c t SOC from
CMPA on upcount was 4 in example
123 EPwm1Regs .ETPS. b i t .SOCAPRD = 1 ; // Generate pu l s e
on 1 s t event
124 /∗EPwm1Regs .CMPA. h a l f .CMPA = 0x0080 ; // Set compare A
value
125 EPwm1Regs .TBPRD = 0xFFFF; // Set per iod f o r
ePWM1
126 EPwm1Regs .TBCTL. b i t .CTRMODE = 0 ; // count up and
s t a r t
127 ∗/
128 per iod = 90 ; //2MHZ i s 45
129 D=per iod ∗3/4 ;
130 Vmax = 3 ;
131 I s e t =250; //˜1A
132 //VmaxBinary = 4095∗Vmax/5 ;
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133 VmaxBinary = 2866 ; // 3 .5 v o l t s out
134 Dmin =per iod ∗ . 9 ;
135 Dmax = per iod ∗ . 5 ;
136 c o n t r o l =0;
137 I c o n t r o l =0;
138 sampleNumber=1024;
139 sampleNumberBits =10;
140
141
142 InitEPwm1Gpio ( ) ;
143 InitEPwm2Gpio ( ) ;
144 HRPWM1 Config( per iod ) ; // ePWM1 target , Per iod =
10
145 HRPWM2 Config( per iod ) ; // ePWM2 target , Per iod =
20
146 pwmEnabled=0;
147
148 EALLOW;
149 GpioCtrlRegs .GPBMUX1. b i t . GPIO34 = 0 ;
150 GpioCtrlRegs .GPBDIR. b i t . GPIO34 = 1 ;
151
152 GpioCtrlRegs .GPBMUX1. b i t . GPIO39 = 0 ;
153 GpioCtrlRegs .GPBDIR. b i t . GPIO39 = 1 ;
154 EDIS ;
155
156 GpioDataRegs .GPBSET. b i t . GPIO34=1;
157 GpioDataRegs .GPBSET. b i t . GPIO39=0;
158
159 In i tSp iaGpio ( ) ;
160
161 s p i f i f o i n i t ( ) ; // I n i t i a l i z e the Spi FIFO
162 s p i i n i t ( ) ; // i n i t SPI
163
164
165 // c o n f i g u r e 1 second i n t e r r u p t
166
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167 InitCpuTimers ( ) ; // For t h i s example , only
i n i t i a l i z e the Cpu Timers
168 // Conf igure CPU−Timer 0 to i n t e r r u p t every 500
m i l l i s e c o n d s :
169 // 80MHz CPU Freq , 50 m i l l i s e c o n d Period ( in uSeconds )
170 ConfigCpuTimer(&CpuTimer1 , 80 , 500000) ;
171 CpuTimer1Regs .TCR. a l l = 0x4001 ; // Use write−only
i n s t r u c t i o n to s e t TSS b i t = 0
172 // ConfigCpuTimer(&CpuTimer1 , 80 , 500000) ;
173
174 enablePWM ( ) ;
175
176 // Wait f o r ADC i n t e r r u p t
177 f o r ( ; ; )
178 {
179 // VoltageBinary = getCe l lVo l tage ( ) ;
180 }
181
182 }
183
184
185 i n t e r r u p t void a d c i s r ( void )
186 {
187
188 Voltage1 [ ConversionCount ] = AdcResult .ADCRESULT0;
189 Voltage2 [ ConversionCount ] = AdcResult .ADCRESULT1;
190 i n t counter ;
191 // I f 20 conve r s i on s have been logged , s t a r t over
192 i f ( ConversionCount >= sampleNumber−1)
193 {
194 currentTemp=0;
195 ConversionCount = 0 ;
196 f o r ( counter =1; counter<sampleNumber−1; counter++){
197 currentTemp=currentTemp+Voltage2 [ counter ] ;
198 }
199 currentTemp= currentTemp>>sampleNumberBits ;
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200
201 i f ( currentTemp>4095){
202 cur r ent=la s tCur r ent ;
203 }
204 e l s e {
205 cur r ent=currentTemp ;
206 la s tCur r ent=cur rent ;
207 }
208
209 Dreal = (100−100∗D/ per iod ) ;
210 tempDutyCurrent = cur rent ∗10 ;
211 dutyCurrent = tempDutyCurrent/ Dreal ;
212
213 i f ( I c o n t r o l ==1){
214 i f ( vout >2.5){
215 d i f f e r e n c e = abs ( dutyCurrent−I s e t ) ;
216 i f ( d i f f e r e n c e <50)
217 D=D;
218 e l s e i f ( dutyCurrent>I s e t && D<Dmin)
219 D=D+1;
220 e l s e i f ( dutyCurrent<I s e t && D>Dmax)
221 D=D−1;
222 e l s e
223 D=D;
224
225 EPwm1Regs .CMPA. h a l f .CMPA = D;
226 EPwm2Regs .CMPA. h a l f .CMPA = D; // s e t duty
50% i n i t i a l l y
227 }
228 e l s e {
229
230 D=per iod ∗3/4 ;
231
232 }
233 }
234
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235 Iout = dutyCurrent ∗ .0074−0.1786;
236
237 }
238 e l s e ConversionCount++;
239
240 AdcRegs .ADCINTFLGCLR. b i t .ADCINT1 = 1 ; // Clear
ADCINT1 f l a g r e i n i t i a l i z e f o r next SOC
241 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1; //
Acknowledge i n t e r r u p t to PIE
242
243 re turn ;
244 }
245
246 i n t e r r u p t void c p u t i m e r 1 i s r ( void )
247 {
248
249 CpuTimer1 . InterruptCount++;
250 GpioDataRegs .GPBTOGGLE. b i t . GPIO34 = 1 ; // Toggle
GPIO34 once per 500 m i l l i s e c o n d s
251 GpioDataRegs .GPBTOGGLE. b i t . GPIO39 = 1 ;
252 // Acknowledge t h i s i n t e r r u p t to r e c e i v e more
i n t e r r u p t s from group 1
253 VoltageBinary = getCe l lVo l tage ( ) ;
254 vout=VoltageBinary ∗ . 0 0122 ; // .01953 i s 5/4090 which i s
the s c a l i n g value to convert b i t s to r e a l vo l t age
255
256 i f ( c o n t r o l==1){
257 d i f f e r e n c e = abs ( VoltageBinary−VmaxBinary ) ;
258 i f ( d i f f e r e n c e <60)
259 D=D;
260 e l s e i f ( VoltageBinary>VmaxBinary && D<Dmin)
261 D=D+1;
262 e l s e i f ( VoltageBinary<VmaxBinary && D>Dmax)
263 D=D−1;
264 e l s e
265 D=D;
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266
267 EPwm1Regs .CMPA. h a l f .CMPA = D;
268 EPwm2Regs .CMPA. h a l f .CMPA = D; // s e t duty
50% i n i t i a l l y
269 }
270
271 i f ( vout >4.8){
272 // disablePWM ( ) ;
273 }
274
275
276 PieCtr lRegs .PIEACK. a l l = PIEACK GROUP1;
277 }
278
279 void HRPWM1 Config( Uint16 per iod )
280 {
281 // ePWM1 r e g i s t e r c o n f i g u r a t i o n with HRPWM
282 // ePWM1A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
283 unsigned i n t deadtime = 1 ;
284
285 EPwm1Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
286 EPwm1Regs .TBPRD = period −1; //
PWM frequency = 1 / per iod
287 EPwm1Regs .CMPA. h a l f .CMPA = D; // s e t duty
50% i n i t i a l l y
288 EPwm1Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
289 //EPwm1Regs .CMPB = per iod / 2 ; //
s e t duty 50% i n i t i a l l y
290 EPwm1Regs .TBPHS. a l l = 0 ;
291 EPwm1Regs .TBCTR = 0 ;
292
293 EPwm1Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
294 EPwm1Regs .TBCTL. b i t .PHSEN = TB DISABLE ; //
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EPwm1 i s the Master
295 EPwm1Regs .TBCTL. b i t .SYNCOSEL = TB CTR ZERO;
296 EPwm1Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
297 EPwm1Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
298
299 EPwm1Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
300 EPwm1Regs .CMPCTL. b i t .LOADBMODE = CC CTR ZERO;
301 EPwm1Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
302 EPwm1Regs .CMPCTL. b i t .SHDWBMODE = CC SHADOW;
303
304 // s e t s dead time and i n v e r t s EPWM1B
305 EPwm1Regs .DBCTL. b i t .OUT MODE = DB FULL ENABLE;
306 EPwm1Regs .DBCTL. b i t .POLSEL = 0 ;
307 EPwm1Regs .DBCTL. b i t . IN MODE = DBA ALL;
308 EPwm1Regs .DBRED = deadtime ;
309 EPwm1Regs .DBFED = deadtime ;
310
311
312 EPwm1Regs .AQCTLA. b i t .ZRO = AQ CLEAR; //
PWM t o g g l e low/ high
313 EPwm1Regs .AQCTLA. b i t .CAU = AQ CLEAR;
314 EPwm1Regs .AQCTLB. b i t .ZRO = AQ CLEAR;
315 EPwm1Regs .AQCTLB. b i t .CBU = AQ CLEAR;
316
317 EALLOW;
318 EPwm1Regs .HRCNFG. a l l = 0x0 ;
319 EPwm1Regs .HRCNFG. b i t .EDGMODE = HR REP; //MEP
c o n t r o l on Ris ing edge
320 EPwm1Regs .HRCNFG. b i t .CTLMODE = HR CMP;
321 EPwm1Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
322 EDIS ;
323
324
325 }
326
327 void HRPWM2 Config( Uint16 per iod )
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328 {
329 // ePWM2 r e g i s t e r c o n f i g u r a t i o n with HRPWM
330 // ePWM2A t o g g l e low/ high with MEP c o n t r o l on Ris ing
edge
331
332
333 unsigned i n t deadtime = 1 ;
334 unsigned i n t p h a s e s h i f t= 0 ;
335 EPwm2Regs .TBCTL. b i t .PRDLD = TB IMMEDIATE; //
s e t Immediate load
336 EPwm2Regs .TBPRD = period −1; // PWM frequency = 1
/ per iod
337 EPwm2Regs .CMPA. h a l f .CMPA = D; // s e t duty
50% i n i t i a l l y
338 EPwm2Regs .CMPA. h a l f .CMPAHR = (1 << 8) ; //
i n i t i a l i z e HRPWM extens i on
339 //EPwm1Regs .CMPB = per iod / 2 ; //
s e t duty 50% i n i t i a l l y
340 EPwm2Regs .TBPHS. h a l f .TBPHS = p h a s e s h i f t ;
341 EPwm2Regs .TBCTR = 0 ;
342
343 EPwm2Regs .TBCTL. b i t .CTRMODE = TB COUNT UP;
344 EPwm2Regs .TBCTL. b i t .PHSEN = TB ENABLE; //
EPwm1 i s the Master
345 //EPwm2Regs .TBCTL. b i t .PHSEN = TB DISABLE ;
346 EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC IN ;
347 //EPwm2Regs .TBCTL. b i t .SYNCOSEL = TB SYNC DISABLE;
348 EPwm2Regs .TBCTL. b i t .HSPCLKDIV = TB DIV1 ;
349 EPwm2Regs .TBCTL. b i t .CLKDIV = TB DIV1 ;
350
351 EPwm2Regs .CMPCTL. b i t .LOADAMODE = CC CTR ZERO;
352 EPwm2Regs .CMPCTL. b i t .LOADBMODE = CC CTR ZERO;
353 EPwm2Regs .CMPCTL. b i t .SHDWAMODE = CC SHADOW;
354 EPwm2Regs .CMPCTL. b i t .SHDWBMODE = CC SHADOW;
355
356 // s e t s dead time and i n v e r t s EPWM1B
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357 EPwm2Regs .DBCTL. b i t .OUT MODE = DB FULL ENABLE;
358 EPwm2Regs .DBCTL. b i t .POLSEL = 0 ;
359 EPwm2Regs .DBCTL. b i t . IN MODE = DBA ALL;
360 EPwm2Regs .DBRED = deadtime ;
361 EPwm2Regs .DBFED = deadtime ;
362
363 EPwm2Regs .AQCTLA. b i t .ZRO = AQ CLEAR; //
PWM t o g g l e low/ high
364 EPwm2Regs .AQCTLA. b i t .CAU = AQ CLEAR;
365 EPwm2Regs .AQCTLB. b i t .ZRO = AQ CLEAR;
366 EPwm2Regs .AQCTLB. b i t .CBU = AQ CLEAR;
367
368 EALLOW;
369 EPwm2Regs .HRCNFG. a l l = 0x0 ;
370 EPwm2Regs .HRCNFG. b i t .EDGMODE = HR REP; //MEP
c o n t r o l on Ris ing edge
371 EPwm2Regs .HRCNFG. b i t .CTLMODE = HR CMP;
372 EPwm2Regs .HRCNFG. b i t .HRLOAD = HR CTR ZERO;
373 EDIS ;
374
375 }
376
377 Uint16 ge tCe l lVo l tage ( void ){
378 Uint16 f8 , rdata , sdata ;
379 // Transmit blank data to t r i g g e r e x t e r n a l ADC response
380 //SDI does not need to be connected to ADC. Just need
CS and SCLK
381 sdata = 0x0000 ;
382 sp i xmi t ( sdata ) ;
383 // Wait u n t i l data i s r e c e i v e d
384 whi l e ( SpiaRegs .SPIFFRX. b i t .RXFFST !=1) { }
385 rdata = SpiaRegs .SPIRXBUF;
386
387 // p u l l the r e l e v a n t 8 b i t s from the ADC
388 f8 = 4095& rdata ;
389
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390 re turn f8 ;
391
392 }
393
394 void s p i i n i t ( )
395 {
396 SpiaRegs .SPICCR. a l l =0x000F ; // Reset
on , r i s i n g edge , 16−b i t char b i t s
397 SpiaRegs . SPICTL . a l l =0x0006 ; // Enable
master mode , normal phase ,
398 // enable ta lk , and SPI i n t d i s ab l ed .
399 SpiaRegs .SPIBRR =0x007F ;
400 SpiaRegs .SPICCR. a l l =0x009F ; // Re l inqu i sh
SPI from Reset
401 SpiaRegs .SPICCR. b i t .SPICHAR=14;
402 SpiaRegs . SPIPRI . b i t .FREE = 1 ; // Set so
breakpo int s don ’ t d i s tu rb xmiss ion
403 SpiaRegs .SPICCR. b i t . SPILBK=0;
404 }
405
406 void sp i xmi t ( Uint16 a )
407 {
408 SpiaRegs .SPITXBUF=a ;
409 }
410
411 void s p i f i f o i n i t ( )
412 {
413 // I n i t i a l i z e SPI FIFO r e g i s t e r s
414 SpiaRegs . SPIFFTX . a l l =0xE040 ;
415 SpiaRegs .SPIFFRX. a l l =0x2044 ;
416 SpiaRegs . SPIFFCT . a l l =0x0 ;
417 }
418
419
420 void disablePWM ( ) {
421 EPwm1Regs .AQCTLA. b i t .ZRO = AQ CLEAR; //
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PWM t o g g l e low/ high
422 EPwm1Regs .AQCTLA. b i t .CAU = AQ CLEAR;
423 EPwm1Regs .AQCTLB. b i t .ZRO = AQ CLEAR;
424 EPwm1Regs .AQCTLB. b i t .CBU = AQ CLEAR;
425 EPwm1Regs .DBCTL. b i t .POLSEL = 0 ;
426
427 EPwm2Regs .AQCTLA. b i t .ZRO = AQ CLEAR; //
PWM t o g g l e low/ high
428 EPwm2Regs .AQCTLA. b i t .CAU = AQ CLEAR;
429 EPwm2Regs .AQCTLB. b i t .ZRO = AQ CLEAR;
430 EPwm2Regs .AQCTLB. b i t .CBU = AQ CLEAR;
431 EPwm2Regs .DBCTL. b i t .POLSEL = 0 ;
432
433 pwmEnabled=0;
434 }
435
436 void enablePWM ( ) {
437 EPwm1Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
438 EPwm1Regs .AQCTLA. b i t .CAU = AQ SET;
439 EPwm1Regs .AQCTLB. b i t .CBU = AQ SET;
440
441 EPwm2Regs .DBCTL. b i t .POLSEL = DB ACTV HIC;
442 EPwm2Regs .AQCTLA. b i t .CAU = AQ SET;
443 EPwm2Regs .AQCTLB. b i t .CBU = AQ SET;
444
445 pwmEnabled=1;
446 }
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